2 This source code file is part of thread_mpi.
3 Written by Sander Pronk, Erik Lindahl, and possibly others.
5 Copyright (c) 2013, Sander Pronk, Erik Lindahl.
8 Redistribution and use in source and binary forms, with or without
9 modification, are permitted provided that the following conditions are met:
10 1) Redistributions of source code must retain the above copyright
11 notice, this list of conditions and the following disclaimer.
12 2) Redistributions in binary form must reproduce the above copyright
13 notice, this list of conditions and the following disclaimer in the
14 documentation and/or other materials provided with the distribution.
15 3) Neither the name of the copyright holders nor the
16 names of its contributors may be used to endorse or promote products
17 derived from this software without specific prior written permission.
19 THIS SOFTWARE IS PROVIDED BY US ''AS IS'' AND ANY
20 EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
21 WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
22 DISCLAIMED. IN NO EVENT SHALL WE BE LIABLE FOR ANY
23 DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
24 (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
25 LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
26 ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
27 (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
28 SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
30 If you want to redistribute modifications, please consider that
31 scientific software is very special. Version control is crucial -
32 bugs must be traceable. We will be happy to consider code for
33 inclusion in the official distribution, but derived work should not
34 be called official thread_mpi. Details are found in the README & COPYING
38 #define tMPI_Atomic_memory_barrier() { asm ("membar #StoreStore | #LoadStore | #LoadLoad | #StoreLoad "); }
39 #define tMPI_Atomic_memory_barrier_acq() { asm ("membar #StoreStore | #StoreLoad "); }
40 #define tMPI_Atomic_memory_barrier_rel() { asm ("membar #LoadStore | #StoreStore "); }
41 #define TMPI_HAVE_ACQ_REL_BARRIERS
44 typedef struct tMPI_Atomic
46 volatile int value __attribute__ ((aligned(64)));
51 typedef struct tMPI_Atomic_ptr
53 volatile char* volatile* value __attribute__ ((aligned(64))); /*!< Volatile, to avoid compiler aliasing */
58 /* On sparc64, aligned 32-bit and 64-bit memory accesses are atomic */
59 #define tMPI_Atomic_get(a) (int)((a)->value)
60 #define tMPI_Atomic_set(a, i) (((a)->value) = (i))
61 #define tMPI_Atomic_ptr_get(a) ((a)->value)
62 #define tMPI_Atomic_ptr_set(a, i) (((a)->value) = (i))
64 #define TMPI_SPINLOCK_INITIALIZER { 0 }
66 /* we just define the CAS operation. Fetch-and-add and spinlocks are
67 implemented through derived.h; this follows the recommendations of the
68 Sparc v9 programming specs. */
70 static inline int tMPI_Atomic_cas(tMPI_Atomic_t *a, int oldval, int newval)
72 asm ("cas [%2], %1, %0"
74 : "r" (oldval), "r" (&(a->value)), "0" (newval)
76 return newval == oldval;
80 static inline int tMPI_Atomic_ptr_cas(tMPI_Atomic_ptr_t *a, void* oldval,
83 asm ("casx [%2], %1, %0 "
85 : "r" (oldval), "r" (&(a->value)), "0" (newval)
87 return newval == oldval;